



16V/20W High-Integration, High-Efficiency Power Solution for Wireless Power Transmitter

FEATURES

- Input Voltage Range: 4V-16V
- Up to 20W Power Transfer
- Integrated High Efficiency Full-Bridge Power Stage
- Integrated High Efficiency 5V-1ABuck Convertor
- Optimized for EMI
- Build in 3.3V-200mA LDO
- Provide 2.5V Voltage Reference
- Integrated Input Current sense with ±2% accuracy for FOD and modulation
- 3.3V and 5V PWM Signal compatible
- Input Under-Voltage Lockout
- Over current protection
- Thermal shutdown
- 3mm*4mm QFN-19L Package
- Friendly for PCB layout

APPLICATIONS

- WPC Compliant Wireless Chargers of 7.5W to 15W Systems for Mobiles, Tablets and Wearable devices
- General Wireless Power Transmitters for Consumer, Industrial and Medical Equipment
- Proprietary Wireless Chargers and Transmitters

DESCRIPTION

The SCT63240 is a highly integrated power solution optimized for wireless power transmitter applications. This product can be combined with a specialized controller or general MCU based transmitter controller to achieve high performance, high efficient and cost effective wireless power transmitter system which compliant with WPC specification.

This device integrates all the power functions in a wireless power transmitter including Full bridge power stage, 5V Buck converter, 3.3V LDO and input current sensing to simplify system design and minimize external components thus improve system efficiency.

The integrated Full bridge supports up to 20W power transfer and ensures efficient switching with EMI emission. The build in 5V buck convertor and 3.3V LDO provide power rails to transmitter controller and external equipment and also the power stage driver inside. The build in current detection circuits provides input current information with $\pm 2\%$ accuracy to support FOD(Foreign Object Detection) and current modulation.

The SCT63240 has built-in protection features including input under-voltage lockout, power stage over current protection and short-circuit protection, and thermal shutdown protection.

The SCT63240 is available in an 19-pin flip chip QFN 3mm*4mm package.

TYPICAL APPLICATION



DEVICE ORDER INFORMATION

PART NUMBER	PACKAGE MARKING	PACKAGE DISCRIPTION	
SCT63240FIAR	63240	QFN-19L	

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted⁽¹⁾

DESCRIPTION	MIN	MAX	UNIT
VIN	-0.3	24	V
PVIN1, PVIN2	-0.3	19	V
SW1,SW2	-1	19	V
SW3	-1	24	V
BST1,BST2	-0.3	25	V
BST3	-0.3	30	V
BST1-SW1,BST2-SW2,BST3-SW3	-0.3	6	V
VDD, V3P3, VREF, ISNS, EN, PWM1, PWM2	-0.3	6	V
Operating junction temperature TJ ⁽²⁾	-40	125	°C
Storage temperature TSTG	-65	150	°C

PIN CONFIGURATION



Figure 1. Top view 19-Lead QFN 3mm*4mm

(1) Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

(2) The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

PIN FUNCTIONS

NAME	NO.	PIN FUNCTION
PVIN1	1	Input supply voltage of half-bridge FETs Q1 and Q2. Connected to the drain of high side FET Q1. a local bypass capacitor from PVIN1 pin to PGND pin should be added. Path from PVIN1 pin to high frequency bypass capacitor and PGND must be as short as possible.
PGND	2	PGND is the common power ground of full bridge, connected to the source terminal of low side FETs Q2 and Q4 internally.
PVIN2	3	Input supply voltage of half-bridge FETs Q3 and Q4. Connected to the drain of high side FET Q1. Local bypass capacitor from PVIN1 pin to PGND pin should be added. Path from PVIN1 pin to high frequency bypass capacitor and PGND must be as short as possible.
VIN	4	Input supply voltage of buck convertor. A local bypass capacitor from VIN pin to GND pin should be added. Path from VIN pin to high frequency bypass capacitor and GND must be as short as possible.
GND	5	Power ground of buck convertor.
SW3	6	Regulator switching output. Connect SW3 to an external power inductor.
BST3	7	Power supply bias for the high-side power MOSFET gate driver of buck convertor. Connect a 0.1uF capacitor from BST3 pin to SW3 pin.



VDD	8	Buck convertor 5V output voltage, connect 22uF capacitor from this pin to GND. VDD is also the power supply for gate driver of power stage and as the input power for 3.3V LDO.
V3P3	9	3.3V LDO output. Connect 1uF capacitor to ground.
BST2	10	Power supply bias for the high-side power MOSFET gate driver of Q3 as shown in the block diagram. Connect a 0.1uF capacitor from BST2 pin to SW2 pin.
SW2	11	Switching node of the half-bridge FETs Q3 and Q4, as shown in the block diagram.
SW1	12	Switching node of the half-bridge FETs Q1 and Q2, as shown in the block diagram.
BST1	13	Power supply bias for the high-side power MOSFET gate driver of Q1 as shown in the block diagram. Connect a 0.1uF capacitor from BST1 pin to SW1 pin.
VREF	14	Output of the 2.5V LDO. connect 1uF capacitor to ground.
ISNS	15	Current detection output. The voltage of the pin is proportional to the input current.
AGND	16	Analog ground of the IC
PWM2	17	PWM logic input to the FET Q3 and Q4 as shown in the Block Diagram. Logic HIGH turns off the low-side FET Q4, and turns on the high-side FET Q3. Logic LOW turns off the high-side FET Q3 and turns on the low-side FET Q4. When PWM input is in the tristate mode, both Q3 and Q4 are turned off.
PWM1	18	PWM logic input to the FET Q1 and Q2 as shown in the Block Diagram. Logic HIGH turns off the low-side FET Q2, and turns on the high-side FET Q1. Logic LOW turns off the high-side FET Q1 and turns on the low-side FET Q2. When PWM input is in the tristate mode, both Q1 and Q2 are turned off.
EN	19	Chip enable pin. Pull the pin high or keep it floating to enable the IC. When chip enable, Buck convertor will start to work if VIN higher than UVLO threshold. After VDD is established, power stage can respond to PWM input logic then.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	МАХ	UNIT
V _{IN}	Input voltage range	4	20	V
TJ	Operating junction temperature	-40	150	°C

ESD RATINGS

PARAMETER	DEFINITION	MIN	МАХ	UNIT
M	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins ⁽¹⁾	-2	+2	kV
V _{ESD}	Charged Device Model(CDM), per ANSI-JEDEC-JS-002-2014specification, all pins ⁽²⁾	-0.5	+0.5	kV

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

THERMAL INFORMATION

PARAMETER	THERMAL METRIC	DFN-19L	UNIT
R _{θJA}	Junction to ambient thermal resistance ⁽¹⁾	42	°C \\
$R_{ extsf{ heta}JC}$	Junction to case thermal resistance ⁽¹⁾	45	0/22

(1) SCT provides $R_{\theta JA}$ and $R_{\theta JC}$ numbers only as reference to estimate junction temperatures of the devices. $R_{\theta JA}$ and $R_{\theta JC}$ are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT63240 is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink



that is soldered to the leads of the SCT63240. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual R_{BJA} and R_{BJC} .

ELECTRICAL CHARACTERISTICS

V_{IN}=V_{PVIN1}=V_{PIN2}=12V, VDD=5V, T_J=-40°C~85°C, typical value is tested under 25°C.

SYMBOL PARAMETER	TEST CONDITION	MIN	TYP MAX	UNIT
------------------	----------------	-----	---------	------

Input supplies and UVLO

V _{IN}	Operating input voltage		4		16	V
VINLING	Input UVLO Threshold	V _{IN} rising		3.6		V
VIN_UVLO	Hysteresis			400		mV
ISHDN	Shutdown current from VIN pin	EN=0V, VIN=12V		1	2	μA
I _{SHDN_PVIN}	Shutdown current from PVIN1,PVIN2	EN=0V, PVIN=12V		1	2	uA
I _{SHDN_VDD}	Shutdown current from VDD	EN=0V, VDD=5V	X	1	2	uA
I _{VINQ}	Quiescent current from VIN pin	EN floating, VDD=5.5V, no switching, no loading on Buck and LDO		120		uA
I _{PVINQ}	Quiescent current from PVIN1, PVIN2	EN floating, VDD=5.5V, no switching, no loading on Buck and LDO		50		uA
lq	Quiescent current from VDD pin	EN floating, VDD=5.5V, no switching, no loading on Buck and LDO		200		uA
ENABLE IN	PUTS and PWM logic					

ENABLE INPUTS and PWM logic

$V_{\text{EN}_{\text{H}}}$	Enable high threshold			1.18	V
V _{EN_L}	Enable low threshold			1.1	V
VIH	PWM1, PWM2 Logic level high	V3P3=3.3V, VDD=5V	2.65		V
VIL	PWM1, PWM2 Logic level low	V3P3=3.3V, VDD=5V		0.55	V
V _{TS}	PWM1, PWM2 Tri-state voltage		1.2	2	V
T _{THOLD}	Tri-state activation time	~		60	ns

Buck convertor

F _{SW}	Switching frequency		600		KHz
V _{DD}	Output voltage	4.95	5	5.05	V
I _{LIM_HS}	High-side power MOSFET peak current limit threshold		1.5		А
tss	Internal soft-start time		1		ms

3.3V LDO

V _{3P3}	Output voltage	Cout=1uF, VDD=5V, T _A =25℃	3.2	3.3	3.4	V
I _{3P3}	Output current Capability		200			mA
Isc	Short current			50		mA

2.5V REFFERENCE OUTPUT

V_{2P5}	Output voltage reference	2.45	2.5	2.55	V
I _{3P3}	Output current Capability	100			mA
I _{SC}	Short current		50		mA

Current Sense

VISNS0	Voltage with no input current	I _{PVIN} =0A ,Tj=25℃	0.6	V
V _{ISNS1}	Voltage with 1A input current	I _{PVIN} =1A, Tj=25℃	1.2	V



SC

SYMBOL	PARAMETER	TEST CONDITION	MIN	ТҮР	MAX	UNIT
V _{ISNS2}	Voltage with 1.6A input current	I _{PVIN} =1.6A, Tj=25℃		2.2		V
RISNS	Input current to output voltage gain	VISNS=VISNS0+IPVIN*RISNS		1		V/A
Protection						
T _{SD}	Thermal shutdown threshold Hysteresis	T_J rising		155 35		ວ° ວ°

TYPICAL TEST RESULTS



TYPICAL TEST RESULTS



FUNCTIONAL BLOCK DIAGRAM



Figure 14. Functional Block Diagram



APPLICATION INFORMATION

Typical Application

50



Layout Guideline



Figure 15. PCB Layout Example



50

PACKAGE INFORMATION





SIITCK 代理商:深圳市琪远电子有限公司 电话:(0755)86228541 / 17727576605 更多产品请访问: www.siitek.com.cn